


Bulk Micromachining

- formation of bulk structures by removal of materials from bulk substrates.
- bulk substrate or wafer forms can be silicon, glass, quartz, crystalline Ge, SiC, GaAs, GaP or InP.
- Commonly used process - wet and dry etching, allowing varying degree of control on the profile of the final structures.

Isotropic and Anisotropic wet etching:

- Wet etching: immersing the material in a chemical bath that dissolves the surfaces not covered by protective layer.
- quick, uniform, very selective and cheap.
- etching rate and the resulting profile depend on the material, the chemical, the temperature of the bath, the presence of agitation, and the etch stop technique used if any.



Isotropic etching happens when the chemical etches the bulk material at the same rate in all directions, while anisotropic etching happens when different etching rate exists along different directions.


Etching rate is never zero in ^{any specific} all directions and it is actually impossible to obtain etching in only one direction. This is quantified by estimating the under etch (w/d), that is the lateral etching under the edge of the mask with respect to the vertical etching.

Under etch — (ω/d)

= 1 for isotropic etching

≈ 0.01 for very anisotropic etching


e.g. etching Si in KOH solution



In general acids are isotropic etchants

alkaline bases are anisotropic etchants

For Silicon.




Nitric acid acts as an oxidant and HF dissolves the oxide by forming water soluble H_2SiF_6 .



Anisotropic etching — KOH solutions, tetramethyl ammonium hydroxide (TMAH) and ethylene diamine pyrocatechol (EDP)

Simplified chemical reaction



Here, electrons are important elements in the reaction. Different crystal planes ~~were originally thought~~ have different density of atoms and hence of electrons.

Etch rate ratio between (100) and (111) planes - 400 ($1\mu m/min \rightarrow 2.5nm/min$)

(110) and (111) planes - 600.

Hence (111) plane is usually excellent for the control of the lateral etching. However, this requires proper alignment of the etch mask with respect to the planes.

Vertical etching control: - monitor the etch time.

- electrochemical etch stop - create a diode junction by using epitaxial growth or doping of an n-layer over a p-substrate. The junction is reverse polarized by contacting the substrate and the etch chemical bath, preventing current to flow between anode and cathode. As soon as the p-substrate is completely etched, a current can flow from the anode causing the apparition of a passivation layer by anodization; effectively stopping the chemical reaction and the etching.

- doping heavily the surface of silicon with boron by diffusion or implantation. As soon as the p+ doped zone is exposed the electron density is lowered slowing down the etching reaction by at least one order of magnitude.

for instance for preoresistive material, by ion implantation dope layers a few micrometers beneath the surface, leaving this top layer untouched for the fabrication of preoresistors.

Generally, no strong alkaline bases require a hard masking material that can withstand the solution without decomposing or peeling.

For e.g. SiO_2 mask for TMAH.

SiN_x - mask for KOH.

Difficulties:

- Most sessions come with the need to align the sides of the pattern with the crystal axes to benefit from the (111) plane etch-stop, severely constraining the freedom of layout.


(A)

Dry etching:

- Series of subtracting methods where the solid substrate is removed by gaseous species.

Aspect ratio (h/w_r) for features

(h/w_h) for holes.



Typical values ~ 1 for isotropic etching

~ 50 for anisotropic etching (DRIE)

Often makes use of plasma - equal mixture of positive ions and high energy electrons with some neutral atoms that remain mostly electrically neutral.

- plasma forms high quantity reacting ions and radicals, increasing the etch rate.

Etching by three different methods

(1). Physically by ion bombardment - kicking out atoms from the surface - anisotropic, non-selective.

(2). by combining both physical and chemical effects (reactive ion etching) - isotropic, selective

(3). chemically by reaction giving gas by-products at the surface. (plasma etching or radical etching)
- isotropic, selective.

Wafer Bonding: an assembly technique where two or more precisely aligned wafers are bonded together. Used for device fabrication and also for its packaging.

main parameters:- the bonding temperature. High temp may damage materials or structures on processed wafer

- the difference in coefficient of thermal expansion between bonded materials
- the permeability to gas and humidity of bond and bonded wafer.

Bonding techniques / Intermediate layer bonding
/ Direct bonding.

Intermediate layer bonding:

- (1) - Simplest epoxy - cures at "low temp" ($<100^{\circ}\text{C}$) and is cheap
- poses performance problems - has large thermal expansion coefficient and are permeable to gas and moisture

- (2). eutectic bonding - forming an eutectic alloy that will diffuse into target wafer and form intermetallic to create a strong bond.


For Si-to-Si - gold to intermediate layer.

temp - 363°C

Direct Bonding: most commonly used MEMS bonding method.

- (i) anodic bonding:- field assisted bonding
- for bonding Si wafers with glass wafers.

6



- Apply high voltage at elevated temp. (250 - 400°C)
- N_A⁺ ions migrate from softened glass towards cathode leaving negative space charge of oxygen ions.
- This ion repels free electrons in semiconductor, letting positive charge appear close to the interface.
- Strong E-field between silicon and glass pulling both surfaces to contact
- At elevated temp. forming chemical bond with a thin layer of

Limitations:


- Induces high stress

Wafer bonding is also used to fabricate MEMS substrates such as SOI or SiO₂ (Si on glass).

Surface micromachining and thin films

- Builds up structures by adding materials layer by layer on the surface of the substrate.
- Typically 1-5 μm thick.
- Some as structural layers and some as sacrificial layer

* typical process →



- Variety of large materials such as polysilicon, oxide, nitride, PSG, ametal, diamond, SiC, and GaAs can be deposited as thin film and many layers stacked
- Allows very complicated micro structures

⑧ Thin-film fabrication:

Important factors:

- temperature budget (limited by the maximum temperature the substrate can withstand and the allowable thermal stress).

- the magnitude of the residual stress in the thin film (too much stress causes layer cracking)
- the conformality of thin film (how thin-film follows the profile of the substrate)
- the roughness of the thin-film
- the existence of pin-holes
- the uniformity of the thin film
- the rate of fabrication.

For surface micromachining, an additional factor should be considered - the compatibility between sacrificial and structural layers.

Common thin-film fabrication methods:

- Chemical Vapor Deposition
 - at atmospheric (APCVD)
 - at low pressure (LPCVD)
- Spattering
- e-beam or thermal evaporation
- Spin coating
- Oxidation

Oxidation: - a reactive growth technique, used mostly on silicon where silicon dioxide is obtained with a chemical reaction with a gaseous flow of dry or wet di-oxygen.

- dry di-oxygen - slower growth rate than when water vapors are added
- But higher quality films (dry oxygen).

The rate of growth is given by

$$d_o = \frac{A}{2} \sqrt{1 + \frac{t+\tau}{A^2/4B}} - \frac{A}{2}$$

B = parabolic rate constant

B/A = linear rate constant. obtained for the long and the short growth time limit

τ = correcting factor

Now when $t \rightarrow 0$, $\lim_{t \rightarrow 0} d_o = \frac{A}{2} \left(1 + \frac{1}{2} \frac{\tau}{A^2/4B} \right) - \frac{A}{2} = \frac{B}{A} \cdot \tau \rightarrow$ linear in time with slope B/A

Typical values at 1000°C are $A = 0.165 \mu\text{m}$, $B = 0.0117 \mu\text{m}^2/\text{h}$, and $\tau = 0.37 \text{ h}$ in dry O_2 .

$A = 0.226 \mu\text{m}$, $B = 0.287 \mu\text{m}^2/\text{h}$ and

$\tau = 0$ in wet O_2 .

Model breaks down for thindioxide $< 300 \text{ \AA}$

Local Oxidation: - Using Si_3N_4 deposited and patterned on the silicon surface to act as barrier against oxygen diffusion.

Spin-coating


- simple and fast technique
- used to deposit polymer in solvent (particularly photolith)

(10)

Physical Vapor Deposition:

- evaporation and sputtering
- low temperature, good conducting materials (Au, Pb, Ti, Cr, Al, Ni)
- can be used for oxide or semi-conductive materials.

Principle of evaporation:



- wafer + source material in a vacuum chamber.
- source material heated above its evaporation temp. sending vaporized atoms across the chamber.
- The atoms condense on the cooler surface. (wafer and chamber wall).
- material heated using resistive heating (Joule heating) or by electron beams.

E-beam - High velocity ^{beam of} electrons directed towards the source material

- electrons collide with surface atom \rightarrow transfer their E.C.
- brings the material to high temp.
- can reach much higher temp. than resistive heating.

- For both heating techniques the surface substrate has to be kept at relatively large distance from heating uncontrollably.
- Large distance results in line of sight deposition with poor conformality i.e. horizontal surface uniformly coated while vertical surface will receive less materials as their projected surface is smaller.